2020-01-03 16:15:24 +00:00
|
|
|
#!/bin/bash
|
|
|
|
|
|
|
|
set -e
|
|
|
|
|
2020-10-10 19:29:37 +00:00
|
|
|
TOOLCHAIN_PATH="${TOOLCHAIN_PATH:-$PWD/$(find fomu-toolchain-* -type d -maxdepth 0 2>/dev/null)}"
|
2020-01-03 16:40:56 +00:00
|
|
|
echo "TOOLCHAIN_PATH: $TOOLCHAIN_PATH"
|
|
|
|
|
2020-01-03 16:38:56 +00:00
|
|
|
export PATH=$TOOLCHAIN_PATH/bin:$PATH
|
2020-10-12 15:07:26 +00:00
|
|
|
export GHDL_PREFIX=$TOOLCHAIN_PATH/lib/ghdl
|
2020-01-03 16:38:56 +00:00
|
|
|
|
2020-10-05 06:38:33 +00:00
|
|
|
echo '::group::VHDL Blink example'
|
|
|
|
(
|
|
|
|
|
|
|
|
set -x
|
|
|
|
cd vhdl/blink
|
|
|
|
make FOMU_REV=pvt
|
|
|
|
file blink.dfu
|
|
|
|
)
|
|
|
|
echo '::endgroup::'
|
|
|
|
|
2020-10-05 03:47:29 +00:00
|
|
|
echo '::group::RISC-V C Example'
|
2020-01-03 16:15:24 +00:00
|
|
|
(
|
2020-01-03 16:40:56 +00:00
|
|
|
set -x
|
2020-01-03 16:15:24 +00:00
|
|
|
cd riscv-blink
|
|
|
|
make
|
|
|
|
file riscv-blink.dfu
|
|
|
|
)
|
2020-10-05 03:47:29 +00:00
|
|
|
echo '::endgroup::'
|
2020-01-03 16:15:24 +00:00
|
|
|
|
2020-10-05 03:47:29 +00:00
|
|
|
echo '::group::RISC-V Zig Example'
|
2020-05-10 10:55:16 +00:00
|
|
|
(
|
|
|
|
set -x
|
|
|
|
cd riscv-zig-blink
|
|
|
|
zig build
|
|
|
|
file riscv-zig-blink.bin
|
|
|
|
)
|
2020-10-05 03:47:29 +00:00
|
|
|
echo '::endgroup::'
|
2020-05-10 10:55:16 +00:00
|
|
|
|
2020-10-05 03:47:29 +00:00
|
|
|
echo '::group::Verilog Blink example'
|
2020-01-03 16:15:24 +00:00
|
|
|
(
|
2020-01-03 16:40:56 +00:00
|
|
|
set -x
|
2020-01-23 10:27:50 +00:00
|
|
|
cd verilog/blink
|
2020-01-23 10:34:32 +00:00
|
|
|
make FOMU_REV=pvt
|
2020-01-03 16:15:24 +00:00
|
|
|
file blink.dfu
|
|
|
|
)
|
2020-10-05 03:47:29 +00:00
|
|
|
echo '::endgroup::'
|
2020-01-03 16:15:24 +00:00
|
|
|
|
2020-10-05 03:47:29 +00:00
|
|
|
echo '::group::Verilog Blink (expanded) example for Hacker board'
|
2020-01-03 16:15:24 +00:00
|
|
|
(
|
2020-01-03 16:40:56 +00:00
|
|
|
set -x
|
2020-01-03 16:55:19 +00:00
|
|
|
cd verilog/blink-expanded
|
2020-01-03 19:06:48 +00:00
|
|
|
make FOMU_REV=hacker
|
2020-01-03 16:15:24 +00:00
|
|
|
file blink.dfu
|
|
|
|
)
|
2020-10-05 03:47:29 +00:00
|
|
|
echo '::endgroup::'
|
2020-01-03 16:15:24 +00:00
|
|
|
|
2020-10-05 03:47:29 +00:00
|
|
|
echo '::group::Verilog Blink (expanded) example for PVT board'
|
2020-01-03 16:15:24 +00:00
|
|
|
(
|
2020-01-03 16:40:56 +00:00
|
|
|
set -x
|
2020-01-03 16:55:19 +00:00
|
|
|
cd verilog/blink-expanded
|
2020-01-03 19:06:48 +00:00
|
|
|
make FOMU_REV=pvt
|
2020-01-03 16:15:24 +00:00
|
|
|
file blink.dfu
|
|
|
|
)
|
2020-10-05 03:47:29 +00:00
|
|
|
echo '::endgroup::'
|
2020-01-03 16:15:24 +00:00
|
|
|
|
2020-10-05 03:47:29 +00:00
|
|
|
echo '::group::LiteX example for Hacker'
|
2020-01-03 16:15:24 +00:00
|
|
|
(
|
2020-01-03 16:40:56 +00:00
|
|
|
set -x
|
2020-01-03 16:15:24 +00:00
|
|
|
cd litex
|
|
|
|
./workshop.py --board=hacker
|
|
|
|
file build/gateware/top.dfu
|
|
|
|
)
|
2020-10-05 03:47:29 +00:00
|
|
|
echo '::endgroup::'
|
2020-01-03 16:15:24 +00:00
|
|
|
|
2020-10-05 03:47:29 +00:00
|
|
|
echo '::group::LiteX example for PVT'
|
2020-01-03 16:15:24 +00:00
|
|
|
(
|
2020-01-03 16:40:56 +00:00
|
|
|
set -x
|
2020-01-03 16:15:24 +00:00
|
|
|
cd litex
|
|
|
|
./workshop.py --board=pvt
|
|
|
|
file build/gateware/top.dfu
|
|
|
|
)
|
2020-10-05 03:47:29 +00:00
|
|
|
echo '::endgroup::'
|