coelner/fomu-workshop
1
0
Fork 0
mirror of https://github.com/im-tomu/fomu-workshop.git synced 2024-09-20 03:10:12 +00:00
Code Issues Packages Projects Releases Wiki Activity

Merge pull request #133 from daurnimator/patch-2

Browse Source 
Update link to wishbone-utils
This commit is contained in:
Sean Cross 2020-01-16 18:11:51 +10:00 committed by GitHub
commit 5c83e599dc
No known key found for this signature in database
GPG Key ID: 4AEE18F83AFDEB23
1 changed files with 12 additions and 12 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

24
docs/requirements.rst
View File

@ -172,18 +172,18 @@ Ensure it says **(Fomu build)**. Type ``exit`` to quit ``yosys``.
The `Fomu Toolchain <https://github.com/im-tomu/fomu-toolchain/releases/latest>`__ The `Fomu Toolchain <https://github.com/im-tomu/fomu-toolchain/releases/latest>`__
consists of the following tools; consists of the following tools;
============================================================= ============================================= ================================================================ =============================================
Tool Purpose Tool Purpose
============================================================= ============================================= ================================================================ =============================================
`yosys <https://github.com/YosysHQ/yosys>`__ Verilog synthesis `yosys <https://github.com/YosysHQ/yosys>`__ Verilog synthesis
`nextpnr-ice40 <https://github.com/YosysHQ/nextpnr>`__ FPGA place-and-route `nextpnr-ice40 <https://github.com/YosysHQ/nextpnr>`__ FPGA place-and-route
`icestorm <https://github.com/cliffordwolf/icestorm>`__ FPGA bitstream packing `icestorm <https://github.com/cliffordwolf/icestorm>`__ FPGA bitstream packing
`riscv toolchain <https://www.sifive.com/boards/>`__ Compile code for a RISC-V softcore `riscv toolchain <https://www.sifive.com/boards/>`__ Compile code for a RISC-V softcore
`dfu-util <https://dfu-util.sourceforge.net/>`__ Load a bitstream or code onto Fomu `dfu-util <https://dfu-util.sourceforge.net/>`__ Load a bitstream or code onto Fomu
`python <https://python.org/>`__ Convert Migen/Litex code to Verilog `python <https://python.org/>`__ Convert Migen/Litex code to Verilog
`wishbone-tool <https://github.com/xobs/wishbone-utils/>`__ Interact with Fomu over USB `wishbone-utils <https://github.com/litex-hub/wishbone-utils>`__ Interact with Fomu over USB
**serial console** Interact with Python over a virtual console **serial console** Interact with Python over a virtual console
============================================================= ============================================= ================================================================ =============================================
.. _required-hardware: .. _required-hardware: