mirror of
https://salsa.debian.org/gnuk-team/gnuk/gnuk.git
synced 2024-09-21 19:30:08 +00:00
156 lines
4.7 KiB
C
156 lines
4.7 KiB
C
|
/*
|
||
|
ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010 Giovanni Di Sirio.
|
||
|
|
||
|
This file is part of ChibiOS/RT.
|
||
|
|
||
|
ChibiOS/RT is free software; you can redistribute it and/or modify
|
||
|
it under the terms of the GNU General Public License as published by
|
||
|
the Free Software Foundation; either version 3 of the License, or
|
||
|
(at your option) any later version.
|
||
|
|
||
|
ChibiOS/RT is distributed in the hope that it will be useful,
|
||
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
GNU General Public License for more details.
|
||
|
|
||
|
You should have received a copy of the GNU General Public License
|
||
|
along with this program. If not, see <http://www.gnu.org/licenses/>.
|
||
|
|
||
|
---
|
||
|
|
||
|
A special exception to the GPL can be applied should you wish to distribute
|
||
|
a combined work that includes ChibiOS/RT, without being obliged to provide
|
||
|
the source code for any proprietary components. See the file exception.txt
|
||
|
for full details of how and when the exception can be applied.
|
||
|
*/
|
||
|
|
||
|
#ifndef _BOARD_H_
|
||
|
#define _BOARD_H_
|
||
|
|
||
|
/*
|
||
|
* Setup for the STM32 Primer2.
|
||
|
*/
|
||
|
|
||
|
/*
|
||
|
* Board identifier.
|
||
|
*/
|
||
|
#define BOARD_STM32_PRIMER2
|
||
|
#define BOARD_NAME "STM32 Primer2"
|
||
|
|
||
|
/*
|
||
|
* Board frequencies.
|
||
|
*/
|
||
|
#define STM32_LSECLK 32768
|
||
|
#define STM32_HSECLK 12000000
|
||
|
|
||
|
/*
|
||
|
* MCU type, this macro is used by both the ST library and the ChibiOS/RT
|
||
|
* native STM32 HAL.
|
||
|
*/
|
||
|
#define STM32F10X_MD
|
||
|
|
||
|
/*
|
||
|
* IO pins assignments.
|
||
|
*/
|
||
|
#define GPIOA_BUTTON 8
|
||
|
#define GPIOC_SHUTDOWN 13
|
||
|
#define GPIOD_DISC 3
|
||
|
#define GPIOE_LED 0
|
||
|
#define GPIOE_LEDR 1
|
||
|
|
||
|
/*
|
||
|
* I/O ports initial setup, this configuration is established soon after reset
|
||
|
* in the initialization code.
|
||
|
*
|
||
|
* The digits have the following meaning:
|
||
|
* 0 - Analog input.
|
||
|
* 1 - Push Pull output 10MHz.
|
||
|
* 2 - Push Pull output 2MHz.
|
||
|
* 3 - Push Pull output 50MHz.
|
||
|
* 4 - Digital input.
|
||
|
* 5 - Open Drain output 10MHz.
|
||
|
* 6 - Open Drain output 2MHz.
|
||
|
* 7 - Open Drain output 50MHz.
|
||
|
* 8 - Digital input with PullUp or PullDown resistor depending on ODR.
|
||
|
* 9 - Alternate Push Pull output 10MHz.
|
||
|
* A - Alternate Push Pull output 2MHz.
|
||
|
* B - Alternate Push Pull output 50MHz.
|
||
|
* C - Reserved.
|
||
|
* D - Alternate Open Drain output 10MHz.
|
||
|
* E - Alternate Open Drain output 2MHz.
|
||
|
* F - Alternate Open Drain output 50MHz.
|
||
|
* Please refer to the STM32 Reference Manual for details.
|
||
|
*/
|
||
|
|
||
|
/*
|
||
|
* Port A setup.
|
||
|
* Everything input with pull-up except:
|
||
|
* PA2 - Alternate output (USART2 TX).
|
||
|
* PA3 - Normal input (USART2 RX).
|
||
|
* PA8 - Input with pull-down (PBUTTON).
|
||
|
*/
|
||
|
#define VAL_GPIOACRL 0x88884B88 /* PA7...PA0 */
|
||
|
#define VAL_GPIOACRH 0x88888888 /* PA15...PA8 */
|
||
|
#define VAL_GPIOAODR 0xFFFFFEFF
|
||
|
|
||
|
/*
|
||
|
* Port B setup.
|
||
|
* Everything input with pull-up except:
|
||
|
* PB13 - Alternate output (AUDIO SPI2 SCK).
|
||
|
* PB14 - Normal input (AUDIO SPI2 MISO).
|
||
|
* PB15 - Alternate output (AUDIO SPI2 MOSI).
|
||
|
*/
|
||
|
#define VAL_GPIOBCRL 0x88888888 /* PB7...PB0 */
|
||
|
#define VAL_GPIOBCRH 0xB4B88888 /* PB15...PB8 */
|
||
|
#define VAL_GPIOBODR 0xFFFFFFFF
|
||
|
|
||
|
/*
|
||
|
* Port C setup.
|
||
|
* Everything input with pull-up except:
|
||
|
* PC6 - Normal input because there is an external resistor.
|
||
|
* PC7 - Normal input because there is an external resistor.
|
||
|
* PC13 - Push Pull output (SHUTDOWN)
|
||
|
*/
|
||
|
#define VAL_GPIOCCRL 0x44888888 /* PC7...PC0 */
|
||
|
#define VAL_GPIOCCRH 0x88388888 /* PC15...PC8 */
|
||
|
#define VAL_GPIOCODR 0xFFFFFFFF
|
||
|
|
||
|
/*
|
||
|
* Port D setup.
|
||
|
* Everything input with pull-up except:
|
||
|
* PD3 - Push Pull output (USB_DISCONNECT)
|
||
|
*/
|
||
|
#define VAL_GPIODCRL 0x88883888 /* PD7...PD0 */
|
||
|
#define VAL_GPIODCRH 0x88888888 /* PD15...PD8 */
|
||
|
#define VAL_GPIODODR 0xFFFFFFFF
|
||
|
|
||
|
/*
|
||
|
* Port E setup.
|
||
|
* Everything input with pull-up except:
|
||
|
* PE0 - Push Pull output (LED0).
|
||
|
* PD1 - Push Pull output (LED1).
|
||
|
*/
|
||
|
#define VAL_GPIOECRL 0x88888833 /* PE7...PE0 */
|
||
|
#define VAL_GPIOECRH 0x88888888 /* PE15...PE8 */
|
||
|
#define VAL_GPIOEODR 0xFFFFFFFF
|
||
|
|
||
|
#if 0
|
||
|
/*
|
||
|
* Port F setup.
|
||
|
* Everything input with pull-up except:
|
||
|
*/
|
||
|
#define VAL_GPIOFCRL 0x88888888 /* PF7...PF0 */
|
||
|
#define VAL_GPIOFCRH 0x88888888 /* PF15...PF8 */
|
||
|
#define VAL_GPIOFODR 0xFFFFFFFF
|
||
|
|
||
|
/*
|
||
|
* Port G setup.
|
||
|
* Everything input with pull-up except:
|
||
|
*/
|
||
|
#define VAL_GPIOGCRL 0x88888888 /* PG7...PG0 */
|
||
|
#define VAL_GPIOGCRH 0x88888888 /* PG15...PG8 */
|
||
|
#define VAL_GPIOGODR 0xFFFFFFFF
|
||
|
#endif
|
||
|
|
||
|
#endif /* _BOARD_H_ */
|