2010-08-10 03:11:02 +00:00
|
|
|
/*
|
|
|
|
|
ChibiOS/RT - Copyright (C) 2006,2007,2008,2009,2010 Giovanni Di Sirio.
|
|
|
|
|
|
|
|
|
|
This file is part of ChibiOS/RT.
|
|
|
|
|
|
|
|
|
|
ChibiOS/RT is free software; you can redistribute it and/or modify
|
|
|
|
|
it under the terms of the GNU General Public License as published by
|
|
|
|
|
the Free Software Foundation; either version 3 of the License, or
|
|
|
|
|
(at your option) any later version.
|
|
|
|
|
|
|
|
|
|
ChibiOS/RT is distributed in the hope that it will be useful,
|
|
|
|
|
but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
GNU General Public License for more details.
|
|
|
|
|
|
|
|
|
|
You should have received a copy of the GNU General Public License
|
|
|
|
|
along with this program. If not, see <http://www.gnu.org/licenses/>.
|
|
|
|
|
|
|
|
|
|
---
|
|
|
|
|
|
|
|
|
|
A special exception to the GPL can be applied should you wish to distribute
|
|
|
|
|
a combined work that includes ChibiOS/RT, without being obliged to provide
|
|
|
|
|
the source code for any proprietary components. See the file exception.txt
|
|
|
|
|
for full details of how and when the exception can be applied.
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#ifndef _BOARD_H_
|
|
|
|
|
#define _BOARD_H_
|
|
|
|
|
|
|
|
|
|
/*
|
2010-11-30 04:54:43 +00:00
|
|
|
* Setup for the Olimex LPC-P2148 proto board.
|
2010-08-10 03:11:02 +00:00
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Board identifier.
|
|
|
|
|
*/
|
2010-11-30 04:54:43 +00:00
|
|
|
#define BOARD_OLIMEX_LPC_P2148
|
|
|
|
|
#define BOARD_NAME "Olimex LPC-P2148"
|
2010-08-10 03:11:02 +00:00
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* The following values are implementation dependent. You may change them in
|
|
|
|
|
* order to match your HW.
|
|
|
|
|
*/
|
|
|
|
|
#define FOSC 12000000
|
|
|
|
|
#define CCLK 48000000
|
|
|
|
|
#define PCLK 12000000
|
|
|
|
|
|
|
|
|
|
/*
|
|
|
|
|
* Pins configuration for Olimex LPC-P2148.
|
|
|
|
|
*
|
|
|
|
|
* PINSEL0
|
|
|
|
|
* P0 P0 P0 P0 P0 P0 RXD TXD SSE MOS MIS SCK SDA SCL RXD TXD
|
|
|
|
|
* 15 14 13 12 11 10 1 1 L0 I0 O0 0 0 0 0 0
|
|
|
|
|
* 00 00 00 00 00 00 01 01 01 01 01 01 01 01 01 01
|
|
|
|
|
* FIO0DIR (15...0)
|
|
|
|
|
* IN IN OUT OUT OUT OUT -- -- -- -- -- -- -- -- -- --
|
|
|
|
|
* 0 0 1 1 1 1 0 0 0 0 0 0 0 0 0 0
|
|
|
|
|
*
|
|
|
|
|
* PINSEL1
|
|
|
|
|
* P0 AD P0 P0 -- -- AO -- VB P0 P0 P0 MOS MIS SCK P0
|
|
|
|
|
* 31 03 29 28 -- -- UT -- US 22 21 20 I1 O1 1 16
|
|
|
|
|
* 00 01 00 00 00 00 10 00 01 00 00 00 10 10 10 00
|
|
|
|
|
* FIO0DIR (31...16)
|
|
|
|
|
* OUT -- OUT OUT -- -- -- -- -- OUT OUT OUT -- -- -- IN
|
|
|
|
|
* 1 0 1 1 0 0 0 0 0 1 1 1 0 0 0 0
|
|
|
|
|
*
|
|
|
|
|
* FIO1DIR (31...16)
|
|
|
|
|
* -- -- -- -- -- IN IN OUT OUT OUT OUT OUT OUT OUT OUT OUT
|
|
|
|
|
* 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1
|
|
|
|
|
*/
|
|
|
|
|
#define VAL_PINSEL0 0x00055555
|
|
|
|
|
#define VAL_PINSEL1 0x100840A8
|
|
|
|
|
#define VAL_PINSEL2 0x00000004 /* Do not modify */
|
|
|
|
|
#define VAL_FIO0DIR 0xB0703C00
|
|
|
|
|
#define VAL_FIO1DIR 0x01FF0000
|
|
|
|
|
#define VAL_FIO0PIN 0xFFFFFFFF
|
|
|
|
|
#define VAL_FIO1PIN 0xFFFFFFFF
|
|
|
|
|
|
|
|
|
|
#define PA_LED1 10
|
|
|
|
|
#define PA_LED2 11
|
|
|
|
|
#define PA_BUZZ1 12
|
|
|
|
|
#define PA_BUZZ2 13
|
|
|
|
|
#define PA_BSL 14
|
|
|
|
|
#define PA_BUTTON1 15
|
|
|
|
|
#define PA_BUTTON2 16
|
|
|
|
|
#define PA_SSEL1 20
|
|
|
|
|
#define PA_LEDUSB 31
|
|
|
|
|
|
|
|
|
|
#define PB_WP1 24
|
|
|
|
|
#define PB_CP1 25
|
|
|
|
|
|
|
|
|
|
#endif /* _BOARD_H_ */
|
