ChibiOS/RT Architecture - Reference Manual - Guides |
STM32F103 HAL subsystem low level driver header. More...
Go to the source code of this file.
Defines | |
#define | STM32_HSICLK 8000000 |
#define | STM32_LSICLK 40000 |
#define | STM32_SW_HSI (0 << 0) |
#define | STM32_SW_HSE (1 << 0) |
#define | STM32_SW_PLL (2 << 0) |
#define | STM32_HPRE_DIV1 (0 << 4) |
#define | STM32_HPRE_DIV2 (8 << 4) |
#define | STM32_HPRE_DIV4 (9 << 4) |
#define | STM32_HPRE_DIV8 (10 << 4) |
#define | STM32_HPRE_DIV16 (11 << 4) |
#define | STM32_HPRE_DIV64 (12 << 4) |
#define | STM32_HPRE_DIV128 (13 << 4) |
#define | STM32_HPRE_DIV256 (14 << 4) |
#define | STM32_HPRE_DIV512 (15 << 4) |
#define | STM32_PPRE1_DIV1 (0 << 8) |
#define | STM32_PPRE1_DIV2 (4 << 8) |
#define | STM32_PPRE1_DIV4 (5 << 8) |
#define | STM32_PPRE1_DIV8 (6 << 8) |
#define | STM32_PPRE1_DIV16 (7 << 8) |
#define | STM32_PPRE2_DIV1 (0 << 11) |
#define | STM32_PPRE2_DIV2 (4 << 11) |
#define | STM32_PPRE2_DIV4 (5 << 11) |
#define | STM32_PPRE2_DIV8 (6 << 11) |
#define | STM32_PPRE2_DIV16 (7 << 11) |
#define | STM32_ADCPRE_DIV2 (0 << 14) |
#define | STM32_ADCPRE_DIV4 (1 << 14) |
#define | STM32_ADCPRE_DIV6 (2 << 14) |
#define | STM32_ADCPRE_DIV8 (3 << 14) |
#define | STM32_PLLSRC_HSI (0 << 16) |
#define | STM32_PLLSRC_HSE (1 << 16) |
#define | STM32_PLLXTPRE_DIV1 (0 << 17) |
#define | STM32_PLLXTPRE_DIV2 (1 << 17) |
#define | STM32_MCO_NOCLOCK (0 << 24) |
#define | STM32_MCO_SYSCLK (4 << 24) |
#define | STM32_MCO_HSI (5 << 24) |
#define | STM32_MCO_HSE (6 << 24) |
#define | STM32_MCO_PLLDIV2 (7 << 24) |
#define | WWDG_IRQHandler Vector40 |
#define | PVD_IRQHandler Vector44 |
#define | TAMPER_IRQHandler Vector48 |
#define | RTC_IRQHandler Vector4C |
#define | FLASH_IRQHandler Vector50 |
#define | RCC_IRQHandler Vector54 |
#define | EXTI0_IRQHandler Vector58 |
#define | EXTI1_IRQHandler Vector5C |
#define | EXTI2_IRQHandler Vector60 |
#define | EXTI3_IRQHandler Vector64 |
#define | EXTI4_IRQHandler Vector68 |
#define | DMA1_Ch1_IRQHandler Vector6C |
#define | DMA1_Ch2_IRQHandler Vector70 |
#define | DMA1_Ch3_IRQHandler Vector74 |
#define | DMA1_Ch4_IRQHandler Vector78 |
#define | DMA1_Ch5_IRQHandler Vector7C |
#define | DMA1_Ch6_IRQHandler Vector80 |
#define | DMA1_Ch7_IRQHandler Vector84 |
#define | ADC1_2_IRQHandler Vector88 |
#define | USB_HP_CAN1_TX_IRQHandler Vector8C |
#define | USB_LP_CAN1_RX0_IRQHandler Vector90 |
#define | CAN1_RX1_IRQHandler Vector94 |
#define | CAN1_SCE_IRQHandler Vector98 |
#define | EXTI9_5_IRQHandler Vector9C |
#define | TIM1_BRK_IRQHandler VectorA0 |
#define | TIM1_UP_IRQHandler VectorA4 |
#define | TIM1_TRG_COM_IRQHandler VectorA8 |
#define | TIM1_CC_IRQHandler VectorAC |
#define | TIM2_IRQHandler VectorB0 |
#define | TIM3_IRQHandler VectorB4 |
#define | TIM4_IRQHandler VectorB8 |
#define | I2C1_EV_IRQHandler VectorBC |
#define | I2C1_ER_IRQHandler VectorC0 |
#define | I2C2_EV_IRQHandler VectorC4 |
#define | I2C2_ER_IRQHandler VectorC8 |
#define | SPI1_IRQHandler VectorCC |
#define | SPI2_IRQHandler VectorD0 |
#define | USART1_IRQHandler VectorD4 |
#define | USART2_IRQHandler VectorD8 |
#define | USART3_IRQHandler VectorDC |
#define | EXTI15_10_IRQHandler VectorE0 |
#define | RTCAlarm_IRQHandler VectorE4 |
#define | USBWakeUp_IRQHandler VectorE8 |
#define | TIM8_BRK_IRQHandler VectorEC |
#define | TIM8_UP_IRQHandler VectorF0 |
#define | TIM8_TRG_COM_IRQHandler VectorF4 |
#define | TIM8_CC_IRQHandler VectorF8 |
#define | ADC3_IRQHandler VectorFC |
#define | FSMC_IRQHandler Vector100 |
#define | SDIO_IRQHandler Vector104 |
#define | TIM5_IRQHandler Vector108 |
#define | SPI3_IRQHandler Vector10C |
#define | UART4_IRQHandler Vector110 |
#define | UART5_IRQHandler Vector114 |
#define | TIM6_IRQHandler Vector118 |
#define | TIM7_IRQHandler Vector11C |
#define | DMA2_Ch1_IRQHandler Vector120 |
#define | DMA2_Ch2_IRQHandler Vector124 |
#define | DMA2_Ch3_IRQHandler Vector128 |
#define | DMA2_Ch4_5_IRQHandler Vector12C |
#define | STM32_SW STM32_SW_PLL |
Main clock source selection. | |
#define | STM32_PLLSRC STM32_PLLSRC_HSE |
Clock source for the PLL. | |
#define | STM32_PLLXTPRE STM32_PLLXTPRE_DIV1 |
Crystal PLL pre-divider. | |
#define | STM32_PLLMUL_VALUE 9 |
PLL multiplier value. | |
#define | STM32_HPRE STM32_HPRE_DIV1 |
AHB prescaler value. | |
#define | STM32_PPRE1 STM32_PPRE1_DIV2 |
APB1 prescaler value. | |
#define | STM32_PPRE2 STM32_PPRE2_DIV2 |
APB2 prescaler value. | |
#define | STM32_ADCPRE STM32_ADCPRE_DIV4 |
ADC prescaler value. | |
#define | STM32_MCO STM32_MCO_NOCLOCK |
MCO pin setting. | |
#define | STM32_PLLMUL ((STM32_PLLMUL_VALUE - 2) << 18) |
PLLMUL field. | |
#define | STM32_PLLCLKIN (STM32_HSECLK / 1) |
PLL input clock frequency. | |
#define | STM32_PLLCLKOUT (STM32_PLLCLKIN * STM32_PLLMUL_VALUE) |
PLL output clock frequency. | |
#define | STM32_SYSCLK STM32_PLLCLKOUT |
System clock source. | |
#define | STM32_HCLK (STM32_SYSCLK / 1) |
AHB frequency. | |
#define | STM32_PCLK1 (STM32_HCLK / 1) |
APB1 frequency. | |
#define | STM32_PCLK2 (STM32_HCLK / 1) |
APB2 frequency. | |
#define | STM32_ADCCLK (STM32_PCLK2 / 2) |
ADC frequency. | |
#define | STM32_TIMCLK1 (STM32_PCLK1 * 1) |
Timers 2, 3, 4, 5, 6, 7, 12, 13, 14 clock. | |
#define | STM32_TIMCLK2 (STM32_PCLK2 * 1) |
Timers 1, 8, 9, 10 and 11 clock. | |
#define | STM32_FLASHBITS 0x00000010 |
Flash settings. |
STM32F103 HAL subsystem low level driver header.
Definition in file hal_lld_f103.h.