We're trying to improve performance and reduce core size. This uses a newer version of the vexriscv core. It has a shorter pipeline, with better exception handling. It also properly initializes registers. Signed-off-by: Sean Cross <sean@xobs.io>
