foboot/hw/rtl/5-stage-pipelined-no-cache-debug.yaml
Sean Cross d147af1e6a hw: add some vexriscv experiments
We're trying to improve performance and reduce core size.

This uses a newer version of the vexriscv core.  It has a shorter
pipeline, with better exception handling.  It also properly initializes
registers.

Signed-off-by: Sean Cross <sean@xobs.io>
2019-04-25 23:23:54 +08:00

2 lines
59 B
YAML

debug: !!vexriscv.DebugReport {hardwareBreakpointCount: 4}