foboot/hw/rtl/2-stage-2048-cache-debug.yaml
Sean Cross d147af1e6a hw: add some vexriscv experiments
We're trying to improve performance and reduce core size.

This uses a newer version of the vexriscv core.  It has a shorter
pipeline, with better exception handling.  It also properly initializes
registers.

Signed-off-by: Sean Cross <sean@xobs.io>
2019-04-25 23:23:54 +08:00

6 lines
202 B
YAML

debug: !!vexriscv.DebugReport {hardwareBreakpointCount: 4}
iBus: !!vexriscv.BusReport
flushInstructions: [4111, 19, 19, 19]
info: !!vexriscv.CacheReport {bytePerLine: 32, size: 2048}
kind: cached