Commit Graph

5 Commits

Author SHA1 Message Date
umarcor
f6641f398e docs: update background 2020-11-08 00:46:22 +01:00
umarcor
3c09c0bc15 doc: open source tooling exists for VHDL 2020-10-12 05:12:29 +02:00
Tim Callahan
8da1ae0e7a Don't mix assignment styles in the same Verilog block.
Signed-off-by: Tim Callahan <tcal@google.com>
2020-08-07 15:23:52 -07:00
Tim 'mithro' Ansell
9a046efa1d Moving the images under the docs/_static directory. 2020-01-03 13:55:40 +00:00
Tim 'mithro' Ansell
b142f23235 Splitting into multiple files. 2019-12-26 00:10:01 +01:00